LM5D20PN03

30V N+P-Channel Enhancement Mode MOSFET

Description

The LM5D20PN03 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a

Battery protection or in other Switching application.











General Features

V_{DS} = 30V I_D =28A

$R_{DS(ON)}$ < 12mΩ @ V_{GS}=10V

V_{DS} = -30V I_D =-19.7A

$R_{DS(ON)}$ < 25mΩ @ V_{GS}=-10V

Application

Wireless charging

Boost driver

Brushless motor

Package Marking and Ordering Information

Device	Device Marking	Device Package	Reel Size	Tape width	Quantity
LM5D20PN03	AP20G03NF	DFN5X6-8	-	-	5000 units

Absolute Maximum Ratings (T_C=25℃unless otherwise noted)

Symbol	Parameter	N-Ch	P-Ch	Units
V_{DS}	Drain-Source Voltage	30	-30	V
V_{GS}	Gate-Source Voltage	±20	±20	V
I_D@T_C=25℃	Continuous Drain Current, V_{GS} @ 10V[1]	28	-19.7	A
I_D@T_C=100℃	Continuous Drain Current, V_{GS} @ 10V[1]	22.5	-17.5	A
I_{DM}	Pulsed Drain Current[2]	84	-59.1	A
EAS	Single Pulse Avalanche Energy[3]	89	78	mJ
I_{AS}	Avalanche Current	34	33.1	A
P_D@T_C=25℃	Total Power Dissipation[4]	46	41.3	W
T_{STG}	Storage Temperature Range	-55 to 150	-55 to 150	℃
T_J	Operating Junction Temperature Range	-55 to 150	-55 to 150	℃
$R_{\theta JA}$	Thermal Resistance Junction-Ambient [1]	62		℃/W
$R_{\theta JC}$	Thermal Resistance Junction-Case[1]	5		℃/W

Electrical Characteristics (T_J=25℃, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V_{GS}=0V , I_D=250uA	30	32.5	---	V
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25℃ , I_D=1mA	---	0.0193	---	V/℃
RDS(ON)	Static Drain-Source On-Resistance[2]	V_{GS}=10V , I_D=15A	---	8.5	12	mΩ
		V_{GS}=4.5V , I_D=10A	---	11	16	
VGS(th)	Gate Threshold Voltage	V_{GS}=V_{DS} , I_D =250uA	1.2	1.6	2.5	V
△$V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-3.97	---	mV/℃
IDSS	Drain-Source Leakage Current	V_{DS}=24V , V_{GS}=0V , T_J=25℃	---	---	1	uA
		V_{DS}=24V , V_{GS}=0V , T_J=55℃	---	---	5	
IGSS	Gate-Source Leakage Current	V_{GS}=±20V , V_{DS}=0V	---	---	±100	nA
gfs	Forward Transconductance	V_{DS}=5V , I_D=30A	---	34	---	S
R_g	Gate Resistance	V_{DS}=0V , V_{GS}=0V , f=1MHz	---	1.8	---	Ω
Q_g	Total Gate Charge (4.5V)	V_{DS}=15V , V_{GS}=4.5V , I_D=15A	---	9.8	---	nC
Q_{gs}	Gate-Source Charge		---	4.2	---	
Q_{gd}	Gate-Drain Charge		---	3.6	---	
Td(on)	Turn-On Delay Time	V_{DD}=15V , V_{GS}=10V , R_G=3.3Ω I_D=15A	---	4	---	ns
T_r	Rise Time		---	8	---	
Td(off)	Turn-Off Delay Time		---	31	---	
T_f	Fall Time		---	4	---	
C_{iss}	Input Capacitance	V_{DS}=15V , V_{GS}=0V , f=1MHz	---	940	---	pF
Coss	Output Capacitance		---	131	---	
Crss	Reverse Transfer Capacitance		---	109	---	
I_S	Continuous Source Current[1,5]	V_G=V_D=0V , Force Current	---	---	43	A
ISM	Pulsed Source Current[2,5]		---	---	112	A
VSD	Diode Forward Voltage[2]	V_{GS}=0V , I_S=1A , T_J=25℃	---	---	1	V
t_{rr}	Reverse Recovery Time	IF=30A , dI/dt=100A/μs , T_J=25℃	---	8.5	---	nS
Q_{rr}	Reverse Recovery Charge		---	2.2	---	nC

Note :

1、The data tested by surface mounted on a 1 inch^2 FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%

3、The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=10A

4、The power dissipation is limited by 150℃ junction temperature

5、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Electrical Characteristics (T_J=25℃, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V_{GS}=0V , I_D=-250uA	-30	32.5	---	V
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25℃ , I_D=-1mA	---	-0.022	---	V/℃
RDS(ON)	Static Drain-Source On-Resistance[2]	V_{GS}=-10V , I_D=-15A	---	20	25	mΩ
		V_{GS}=-4.5V , I_D=-10A	---	28	38	
VGS(th)	Gate Threshold Voltage	V_{GS}=V_{DS} , I_D =-250uA	-1.0	-1.6	-2.5	V
△$V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	4.6	---	mV/℃
IDSS	Drain-Source Leakage Current	V_{DS}=-24V , V_{GS}=0V , T_J=25℃	---	---	-1	uA
		V_{DS}=-24V , V_{GS}=0V , T_J=55℃	---	---	-5	
IGSS	Gate-Source Leakage Current	V_{GS}=±20V , V_{DS}=0V	---	---	±100	nA
gfs	Forward Transconductance	V_{DS}=-5V , I_D=-6A	---	17	---	S
R_g	Gate Resistance	V_{DS}=0V , V_{GS}=0V , f=1MHz	---	13	---	Ω
Q_g	Total Gate Charge (-4.5V)	V_{DS}=-15V , V_{GS}=-4.5V , I_D=-6A	---	12.6	---	nC
Q_{gs}	Gate-Source Charge		---	4.8	---	
Q_{gd}	Gate-Drain Charge		---	4.8	---	
Td(on)	Turn-On Delay Time	V_{DD}=-15V , V_{GS}=-10V , R_G=3.3Ω, I_D=-6A	---	4.6	---	ns
T_r	Rise Time		---	14.8	---	
Td(off)	Turn-Off Delay Time		---	41	---	
T_f	Fall Time		---	19.6	---	
C_{iss}	Input Capacitance	V_{DS}=-15V , V_{GS}=0V , f=1MHz	---	1345	---	pF
Coss	Output Capacitance		---	194	---	
Crss	Reverse Transfer Capacitance		---	158	---	
I_S	Continuous Source Current[1,5]	V_G=V_D=0V , Force Current	---	---	-6.5	A
ISM	Pulsed Source Current[2,5]		---	---	-26	A
VSD	Diode Forward Voltage[2]	V_{GS}=0V , I_S=-1A , T_J=25℃	---	---	-1.2	V
t_{rr}	Reverse Recovery Time	IF=-6A , dI/dt=100A/μs , T_J=25℃	---	16.3	---	nS
Q_{rr}	Reverse Recovery Charge		---	5.9	---	nC

Note :

1、The data tested by surface mo unted on a 1 inch^2 FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%

3、The EAS data shows Max. rating . The test condition is V^{DD}=-25V,V^{GS}=-10V,L=0.1mH,I^{AS}=-10A

4、The power dissipation is limited by 150℃ junction temperature

5 、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Typical Characteristics



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance vs. G-S Voltage



Fig.3 Forward Characteristics of Reverse



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ vs. T_J



Fig.6 Normalized R_{DSON} vs. T_J



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Unclamped Inductive Switching Waveform

P-Typical Characteristics



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance v.s Gate-Source



Fig.3 Forward Characteristics of Reverse



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ v.s T_J



Fig.6 Normalized R_{DSON} v.s T_J



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Unclamped Inductive Switching Waveform

Package Mechanical Data-DFN5*6-8 -JQ Double



Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.66	5.76	5.83
E2	3.37	3.47	3.58
e	1.27BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
M	0.50	--	--
a	0°	--	12°

Shanghai Leiditech Electronic Co.,Ltd
Email: sale1@leiditech.com
Tel : +86- 021 50828806
Fax : +86- 021 50477059